

Real time DSP

Professors:

- Eng. Julian S. Bruno
- Eng. Jerónimo F. Atencio
- Sr. Lucio Martinez

Analog to digital Converter

The BIG picture






Figure 1.1 Basic functional blocks of real-time DSP system

Signals

- Amplitude
- Frequency
- Noise




Continuous Signal




01175403

External Noise




Quantization Noise



- Analog Input range: $V_{in} = 0$ to FS (Full Scale)
- Resolution: $N = 3$ bits
- Code: $2^N = 8$
- Full Scale = 10V
- Voltage step or quantum ($Q = FS/N$)

Unipolar Binary Codes


Scale	FS (10V)	Binary
7/8	8,75	111
3/4	7,5	110
5/8	6,25	101
1/2	5	100
3/8	3,75	011
1/4	2,5	010
1/8	1,25	001
0	0	000





Bipolar Binary Codes

Scale	FS (+/-5V)	Two Comp.
3/4	3,75	011
1/2	2,5	010
1/4	1,25	001
0	0	000
- 1/4	-1,25	111
- 1/2	-2,5	110
- 3/4	-3,75	101
-1	-5	100

**DIGITAL
OUTPUT
(OFFSET
BINARY)**




Errors in a data converter




Errors in a data converter




END POINT METHOD



BEST STRAIGHT LINE METHOD



Quantization noise



$$\text{rms quantization noise} = \sqrt{e^2(t)} = \frac{q}{\sqrt{12}}$$

Quantization noise

$$v(t) = \frac{q2^N}{2} \sin(2\pi ft)$$


$$V_{rms} = \frac{q2^N}{2\sqrt{2}}$$

$$SNR = 20 \log \left(\frac{\text{rms value of input}}{\text{rms value of quantization noise}} \right)$$


$$SNR = 20 \log \left(\frac{\frac{q2^N}{2\sqrt{2}}}{\frac{q}{\sqrt{12}}} \right) = 20 \log(2^N) + 20 \log \sqrt{\frac{3}{2}}$$

$$SNR = 6.02N + 1.76dB \quad \text{over DC to } \frac{f_s}{2}$$

Quantization noise




Quantization noise




$$SNR = 6.02N + 1.76dB + 10\log\left(\frac{f_s}{2BW}\right)$$

Noise Floor AD7722




TPC 11. 16K Point FFT

Noise Floor




Cuantización uniforme




NOTE A: Total number of levels = 75. It requires 7 bits.

Cuantización no uniforme



NOTE A: Total number of levels = 16. It requires 4 bits.

A-law



$$\begin{aligned} F(x) &= \operatorname{sgn}(x) A |x| / (1 + \ln A) & 0 \leq |x| < 1/A \\ &= \operatorname{sgn}(x) (1 + \ln A|x|) / (1 + \ln A) & 1/A \leq |x| \leq 1 \end{aligned}$$

$$\text{DR} = 20 \log_{10} (4096/15) = 48.7 \text{ dB}$$

Tabla de codificación

Input Values												Compressed Code Word						
												Chord			Step			
bit: 11	10	9	8	7	6	5	4	3	2	1	0	bit: 6	5	4	3	2	1	0
0	0	0	0	0	0	0	a	b	c	d	x	0	0	0	a	b	c	d
0	0	0	0	0	0	1	a	b	c	d	x	0	0	1	a	b	c	d
0	0	0	0	0	1	a	b	c	d	x	x	0	1	0	a	b	c	d
0	0	0	0	1	a	b	c	d	x	x	x	0	1	1	a	b	c	d
0	0	0	1	a	b	c	d	x	x	x	x	1	0	0	a	b	c	d
0	0	1	a	b	c	d	x	x	x	x	x	1	0	1	a	b	c	d
0	1	a	b	c	d	x	x	x	x	x	x	1	1	0	a	b	c	d
1	a	b	c	d	x	x	x	x	x	x	x	1	1	1	a	b	c	d


Companding

Integer			A-code			A-code*
-2460_{10} = F664 ₁₆ = -99C ₁₆	→	(1) 1001 1001 1100 ₂	→	(1) 111 0011 ₂ = F3 ₁₆	→	A6 ₁₆
-1505_{10} = FA1F ₁₆ = -5E1 ₁₆	→	(1) 0101 1110 0001 ₂	→	(1) 110 0111 ₂ = E7 ₁₆	→	B2 ₁₆
-650_{10} = FD76 ₁₆ = -28A ₁₆	→	(1) 0010 1000 1010 ₂	→	(1) 101 0100 ₂ = D4 ₁₆	→	81 ₁₆
-338_{10} = FEAE ₁₆ = -152 ₁₆	→	(1) 0001 0101 0010 ₂	→	(1) 100 0101 ₂ = C5 ₁₆	→	90 ₁₆
-90_{10} = FFA6 ₁₆ = -5A ₁₆	→	(1) 0000 0101 1010 ₂	→	(1) 010 0110 ₂ = A6 ₁₆	→	F3 ₁₆
-1_{10} = FFFF ₁₆ = -1 ₁₆	→	(1) 0000 0000 0001 ₂	→	(1) 000 0000 ₂ = 80 ₁₆	→	D5 ₁₆
$+40_{10}$ = 0028 ₁₆ = +28 ₁₆	→	(0) 0000 0010 1000 ₂	→	(0) 001 0100 ₂ = 14 ₁₆	→	41 ₁₆
$+102_{10}$ = 0066 ₁₆ = +66 ₁₆	→	(0) 0000 0110 0110 ₂	→	(0) 010 1001 ₂ = 29 ₁₆	→	7C ₁₆
$+169$ = 00A9 ₁₆ = +A9 ₁₆	→	(0) 0000 1010 1001 ₂	→	(0) 011 0101 ₂ = 35 ₁₆	→	60 ₁₆
$+420_{10}$ = 01A4 ₁₆ = +1A4 ₁₆	→	(0) 0001 1010 0100 ₂	→	(0) 100 1010 ₂ = 4A ₁₆	→	1F ₁₆
$+499_{10}$ = 01F3 ₁₆ = +1F3 ₁₆	→	(0) 0001 1111 0011 ₂	→	(0) 100 1111 ₂ = 4F ₁₆	→	1A ₁₆
$+980_{10}$ = 03D4 ₁₆ = +3D4 ₁₆	→	(0) 0011 1101 0100 ₂	→	(0) 101 1110 ₂ = 5E ₁₆	→	0B ₁₆


Expansion

A-code*		A-code		Expanded Integer
A ₁₆	→	F _{3₁₆} = (1) 111 0011 ₂	→	(1) 1001 1100 0000 ₂ → -9C0 ₁₆ = -2496 ₁₀ = F640 ₁₆
B _{2₁₆}	→	E _{7₁₆} = (1) 110 0111 ₂	→	(1) 0101 1110 0000 ₂ → -5E0 ₁₆ = -1504 ₁₀ = FA20 ₁₆
8 _{1₁₆}	→	D _{4₁₆} = (1) 101 0100 ₂	→	(1) 0010 1001 0000 ₂ → -290 ₁₆ = -656 ₁₀ = FD70 ₁₆
90 ₁₆	→	C _{5₁₆} = (1) 100 0101 ₂	→	(1) 0001 0101 1000 ₂ → -158 ₁₆ = -344 ₁₀ = FEA8 ₁₆
F _{3₁₆}	→	A _{6₁₆} = (1) 010 0110 ₂	→	(1) 0000 0101 1010 ₂ → -5A ₁₆ = -90 ₁₀ = FFA6 ₁₆
D _{5₁₆}	→	80 ₁₆ = (1) 000 0000 ₂	→	(1) 0000 0000 0001 ₂ → -1 ₁₆ = -1 ₁₀ = FFFF ₁₆
4 _{1₁₆}	→	14 ₁₆ = (0) 001 0100 ₂	→	(0) 0000 0010 1001 ₂ → +29 ₁₆ = +41 ₁₀ = 0029 ₁₆
7C ₁₆	→	29 ₁₆ = (0) 010 1001 ₂	→	(0) 0000 0110 0110 ₂ → +66 ₁₆ = +102 ₁₀ = 0066 ₁₆
60 ₁₆	→	35 ₁₆ = (0) 011 0101 ₂	→	(0) 0000 1010 1100 ₂ → +AC ₁₆ = +172 ₁₀ = 00AC ₁₆
1F ₁₆	→	4A ₁₆ = (0) 100 1010 ₂	→	(0) 0001 1010 1000 ₂ → +1A8 ₁₆ = +424 ₁₀ = 01A8 ₁₆
1A ₁₆	→	4F ₁₆ = (0) 100 1111 ₂	→	(0) 0001 1111 1000 ₂ → +1F8 ₁₆ = +504 ₁₀ = 01F8 ₁₆
0B ₁₆	→	5E ₁₆ = (0) 101 1110 ₂	→	(0) 0011 1101 0000 ₂ → +3D0 ₁₆ = +976 ₁₀ = 03D0 ₁₆


Differences Between A-Law and u-Law



Differences Between A-Law and u-Law



Basic ADC





Analog:

- Analog Input
- Reference Voltage
- Analog Ground
- Analog Power Supply


Digital:

- Digital output
- Control Signals
- Sampling Clock
- Digital Ground
- Digital Power Supply

1-Bit DAC




Flash converters




- Expensives
- High power
- Resolution limited to around 8-bits
- Large chip size
- Fast
- Resistors: 2^N
- Comparators: $2^{(N-1)}$

Flash converters




SAR




- The accuracy and linearity is determined by the DAC
- Available in resolutions up to 16-bits

SAR


Analog input






Digital output




Delta Modulation




Delta Modulation



First-Order Sigma-Delta ADC




Analysis of Sigma-Delta Modulator



Signal Transfer Function:
(when $N(s) = 0$)

$$Y(s) = [X(s) - Y(s)] \frac{1}{s}$$

$$\frac{Y(s)}{X(s)} = \frac{\frac{1}{s}}{1 + \frac{1}{s}} = \frac{1}{s+1} \quad \text{: lowpass filter}$$



Noise Transfer Function:
(when $X(s) = 0$)


$$Y(s) = -Y(s) \frac{1}{s} + N(s)$$

$$\frac{Y(s)}{N(s)} = \frac{1}{1 + \frac{1}{s}} = \frac{s}{s+1} \quad \text{: highpass filter}$$




- The integrator acts as a lowpass filter to the input signal and a highpass filter to the quantization noise

Oversampling



Second-Order Sigma-Delta ADC



Architecture tradeoffs

